Staff Engineer, Compiler
Job Location:
San Jose, CA - USA
Monthly Salary:
Posted:
Application Deadline:
Vacancies:
Job Summary
Please Note:
To provide the best candidate experience amidst our high application volumes each candidate is limited to 10 applications across all open jobs within a 6-month period.
Advancing the Worlds Technology Together
Our technology solutions power the tools you use every day--including smartphones electric vehicles hyperscale data centers IoT devices and so much more. Here youll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of whats possible and powering the future.
We believe innovation and growth are driven by an inclusive culture and a diverse workforce. Were dedicated to empowering people to be their true selves. Together were building a better tomorrow for our employees customers partners and communities.
The AGI (Artificial General Intelligence) Computing Lab is dedicated to solving the complex system-level challenges posed by the growing demands of future AI/ML workloads. Our team is committed to designing and developing scalable platforms that can effectively handle the computational and memory requirements of these workloads while minimizing energy consumption and maximizing performance. To achieve this goal we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML workloads and to explore new computing abstractions that can provide a better balance between the hardware and software components of our systems. Additionally we continuously conduct research and development in emerging technologies and trends across memory computing interconnect and AI/ML ensuring that our platforms are always equipped to handle the most demanding workloads of the future. By working together as a dedicated and passionate team we aim to revolutionize the way AI/ML applications are deployed and executed ultimately contributing to the advancement of AGI in an affordable and sustainable manner. Join us in our passion to shape the future of computing!
Location: Daily onsite presence at our San Jose CA office / U.S. headquarters in alignment with our Flexible Work policy.
What Youll Do
- Adapting to our backend: lowering Inductors IR to our hardware defining what gets fused what gets specialized and where the compiler should yield to hand-written kernels.
- Building or extending kernel DSLs for our hardware: taking a tile-based programming model (Triton-style) a higher-level expression (Helion-style) or a custom DSL we design and lowering it to our ISA our memory hierarchy and our collective primitives. Where existing DSLs GPU assumptions break deciding what to change in the frontend the IR or the backend.
- Designing placement and scheduling passes: given a graph and our distributed memory model deciding where tensors live when to migrate them and how to overlap compute with data movement. This is the layer where our hardwares differentiator shows up most directly.
- Implementing parallelism-aware lowering: making tensor pipeline expert and sequence parallelism first-class in the compiler IR rather than bolted on at the framework layer.
- Fusion tiling and memory planning: the classical compiler problems reframed for a non-uniform memory hierarchy where the right tile size and the right placement are coupled decisions.
- Upstream contributions: where we use open-source DSLs we want our work to land upstream rather than live in a private fork. Youll engage with upstream review processes for PyTorch Triton Helion and adjacent projects.
What You Bring
- Bachelors with 10 years or Masters with 8 years or PhDs with 5 years of industry experience.
- 3-5 years of industry experience in at least one of: Triton Helion MLIR XLA TVM Inductor IREE CUTLASS or a proprietary equivalent (More experienced candidates will also be considered at relevant levels).
- Experience designing a kernel DSL or its IR from scratch or making non-trivial language-level changes to an existing one.
- Experience with MLIR writing dialects passes or backend integration.
- Experience building PyTorch backends for non-CUDA accelerators (XPU ROCm MPS TPU custom).
- Experience with kernel autotuning performance modeling or cost-based compilation
- Background in HPC distributed systems or NUMA-aware programming anything that built intuition for non-flat memory
- Open-source contributions to PyTorch Triton Helion LLVM/MLIR or similar projects is a big plus.
#LI-VL1
What We Offer
The pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge skillsand experience. We also offer incentive opportunities that reward employees based on individual and company performance.
This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved addition to the usual Medical/Dental/Vision/401k our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.
Give Back With a charitable giving match and frequent opportunities to get involved we take an active role in supporting the community.
Enjoy Time Away Youll start with 4 weeks of paid time off a year plus holidays and sick leave to rest and recharge.
Care for Family Whatever family means to you we want to support you along the wayincluding a stipend for fertility care or adoption medical travel support and virtual vet care for your fur babies.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions youll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym plus virtual classes make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. Thats why we facilitate a flexible environment so you can find the right balance for you.
Base Pay Range
$163000 - $253000 USD
Equal Opportunity Employment Policy
Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel regardless of race religion color age disability sex gender identity sexual orientation ancestry genetic information marital status national origin political affiliation or veteran status.
When selecting team members we prioritize talent and qualities such as humility kindness and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities long-term conditions neurodivergent individuals or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.
Our Commitment to Innovation and Fairness
At Samsung Semiconductor we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However AI is used as a support tool not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.
Recruiting Agency Policy
We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor Inc. are permitted to submit resumes for any job openings.
Applicant AI Use Policy
At Samsung Semiconductor we support innovation and technology. However to ensure a fair and authentic assessment we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation grammar and research but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines we reserve the right to pause or end the interview and your candidacy may be disqualified.
Trade Secret Notice
By submitting an application you agree not to disclose to Samsungor encourage Samsung to useany confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.
Applicant Privacy Policy
Experience:
Staff IC
