Senior Digital Design Verification Engineer

Renesas is seeking a Senior Digital Design Verification Engineer to join our team developing complex power management SoCs. These products integrate digital control telemetry fault management communication interfaces configurable peripherals and advanced power-control functions for AI datacenter enterprise computing networking and high-performance power delivery applications. 

You will independently own verification of significant blocks and features from planning through closure. The role combines hands-on UVM development coverage-driven verification complex debug and close collaboration with architecture RTL design firmware analog validation and systems teams.

Responsibilities 

• Own verification of complex digital blocks or major SoC features from requirements analysis through coverage closure. 

• Develop feature-based verification plans from product architecture and microarchitecture specifications; identify gaps ambiguities corner cases and risks. 

• Build and extend reusable SystemVerilog/UVM environments including sequences monitors scoreboards checkers assertions and coverage models. 

• Develop constrained random and targeted tests for normal operation error handling recovery and system-level interactions. 

• Drive functional code toggle FSM and assertion coverage closure using regression and coverage data. 

• Debug RTL testbench assertion integration and regression failures; collaborate with design and firmware teams to isolate issues and verify fixes. 

• Automate regression triage reporting and analysis workflows using scripting and modern engineering tools. 

• Communicate status risks dependencies and closure evidence clearly; provide technical guidance to less-experienced engineers. 

Qualifications :

• Bachelors or Masters degree in Electrical Engineering Computer Engineering Computer Science or related field. 

• 4 or more years of relevant digital design verification experience or equivalent directly applicable experience. 

• Demonstrated ownership of a complex block subsystem or major feature from verification planning through closure. 

• Strong proficiency in SystemVerilog UVM constrained random verification functional coverage and SystemVerilog Assertions. 

• Experience translating specifications into test plans test scenarios checkers scoreboards assertions coverage models and closure criteria. 

• Hands-on experience developing and debugging reusable UVM environments and analyzing complex regression failures. 

• Strong RTL and testbench debug skills with the ability to distinguish design environment test firmware and specification issues. 

• Working knowledge of digital design fundamentals including state machines clocks and resets interrupts register interfaces memories and clock-domain crossings. 

• Proficiency in Linux and at least one scripting language such as Python Bash Perl or Tcl. 

• Ability to work independently and collaborate effectively across architecture design firmware analog validation and systems teams. 

Preferred Qualifications 

• Experience verifying complex SoCs power management ICs voltage regulators digital controllers or mixed-signal products. 

• Experience verifying RTL interfaces to embedded processors memory-mapped peripherals and firmware-controlled hardware features. 

• Familiarity with PMBus AVSBus SVID or SVI3 I2C SPI or similar control and communication protocols. 

• Understanding of telemetry fault and alert handling power sequencing multiphase regulation or digital control loops. 

• Experience with Cadence Xcelium SimVision vManager JasperGold Synopsys VCS Verdi or comparable tools. 

• Experience with formal verification gate-level simulation silicon bring-up or pre-silicon-to-silicon correlation. 

• Experience improving regression infrastructure coverage analytics failure triage or verification automation. 

What You Bring 

• Strong technical ownership and a disciplined approach to verification completeness. 

• Ability to reason beyond directed requirements and identify meaningful corner cases and feature interactions. 

• Clear communication of technical risk progress and signoff evidence. 

• A collaborative mindset and interest in improving verification methodology and productivity. 

Additional Information :

Renesas is an embedded semiconductor solution provider driven by its Purpose To Make Our Lives Easier. With a global team of over 21000 engineers and problem solvers in more than 30 countries we offer the opportunity to work on worldleading technology for Automotive Industrial Infrastructure and IoT shaping a safer healthier greener and smarter future.

At Renesas TAGIE is our culture grounded in being Transparent Agile Global Innovative and Entrepreneurial. It shapes how we work grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us

Renesas Electronics is an equal opportunity and affirmative action employer committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex race religion national origin gender gender identity gender expression age sexual orientation military status veteran status or any other basis protected by law. For more information please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Remote Work :

No

Employment Type :

Full-time