ASIC Design Engineer – FabricInterconnect

At Apple phenomenal ideas have a way of becoming great products and customer experiences very quickly. The industry is accustomed to Apple taping out the SOCs for our various products at a rigorous order to achieve this Apples best-in-class chip is driven by top notch design engineers who implement various blocks of the chip and deliver high quality components to SoC. This is a high transparency and critically important role and requires close working relationships with many groups and an organized approach to coordinate all tasks in parallel to hit schedules consistently with a quality design. Our position requires knowledge of interconnect fabrics and system memory hierarchy

- Design u0026 Integration of coherent and non-coherent fabrics into a subsystem or SoC with good understanding of on-chip interconnect architectures (NoC topologies crossbars arbitration).n- Own all aspects of RTL development design templating scripting and RTL generation. n- Work and collaborate with other designers in the group to deliver results. n- Integrate common/shared IP blocks to design and optimize memories/hard macros required for the block n- Work with front-end synthesis/STA teams to ensure timing for the block is met n- Work with power/performance and functional verification team to ensure high quality of the block n- Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process

Minimum of BS 3 years relevant industry experience.

Knowledge of cache coherency protocols (MESI MOESI directory-based coherence) and memory consistent track record of delivering large sophisticated designs in high volume production for low power applicationsnSolid working experience with synthesis power performance and verification teams to develop and deliver high quality RTL design on timenStrong interpersonal skills as the candidate will work with diverse groups within the companynSelf-starter highly motivated highly organized and schedule drivennFamiliarity with all front-end tools including lint CDC synthesis