Enter a job title or keyword

FPGA Design Engineer Vivado Expert

Mercor


Job Location:

Mumbai - India

Monthly Salary: Not provided by the employer
Posted: 14 September 2026 (14 hours ago)
Application Deadline: 12 December 2026
Vacancies: 1 Vacancy

Job Summary

About the job

Mercor connects elite creative and technical talent with leading AI research labs. Headquartered in San Francisco our investors include Benchmark General Catalyst Peter Thiel Adam DAngelo Larry Summers and Jack Dorsey.

Position: Application Users - Vivado on Windows - STEM
Type: Contract
Compensation: $45$55/hour
Location: Remote

Role Responsibilities

  • Evaluate the functionality of Vivado on Windows for FPGA and Digital Hardware Design.
  • Develop and verify FPGA and RTL designs using Vivado.
  • Capture and analyze screenshots with more than 2.5 megapixels using either a high-resolution monitor or a dual-monitor setup.
  • Work independently to ensure timely completion of tasks without the provision of software licenses or hardware.
  • Collaborate asynchronously with teams to improve design and verification processes.

Qualifications

Must-Have

  • Experience with Vivado on Windows.
  • Ability to capture screenshots with more than 2.5 megapixels.
  • Access to a PC running Windows with Vivado installed.

Application Process (Takes 2030 mins to complete)

  • Upload resume
  • AI interview based on your resume
  • Submit form

Resources & Support

  • For details about the interview process and platform information please check:
  • For any help or support reach out to:

PS: Our team reviews applications daily. Please complete your AI interview and application steps to be considered for this opportunity.